----------------------------------------------------------------------------------
@MSGID: 1@dont-email.me> a382727e
@REPLY: <56jQM.245879$2ph4.169306@fx14.iad>
2ba54c9d
@REPLYADDR Stephen Fuld
<sfuld@alumni.cmu.edu.invalid>
@REPLYTO 2:5075/128 Stephen Fuld
@CHRS: CP866 2
@RFC: 1 0
@RFC-Message-ID: 1@dont-email.me>
@RFC-References:
<fbed57b4-1553-4b63-b39e-c130754b3aa8n@googlegroups.com> <memo.20230925074837.16292U@jgd.cix.co.uk> <8ThQM.146454$bmw6.26202@fx10.iad>
1@dont-email.me> <56jQM.245879$2ph4.169306@fx14.iad>
@TZUTC: -0700
@PID: Mozilla Thunderbird
@TID: FIDOGATE-5.12-ge4e8b94
On 9/25/2023 10:06 AM, Scott Lurndal wrote:
> BGB <
cr88192@gmail.com> writes:
>> AFAIK, typical DIMMs have a 64-bit wide interface, and typical MOBOs
>> have 4 DIMM slots with DIMMs being filled in pairs.
>
> "typical" in what context? Home desktops? That`s certainly not
> typical for the data center or cloud servers. One chip I`m aware of
> has 20 dual-channel DDR5 memory controllers (one per every four
> cores).
Wow! How many pins on the package? It must be massive. is there a
latency penalty for getting that many DIMMs "close" to the CPU?
--
- Stephen Fuld
(e-mail address disguised to prevent spam)
--- Mozilla Thunderbird
* Origin: A noiseless patient Spider (2:5075/128)
SEEN-BY: 5001/100 5005/49 5015/255 5019/40 5020/715
848 1042 4441 12000
SEEN-BY: 5030/49 1081 5058/104 5075/128
@PATH: 5075/128 5020/1042 4441