----------------------------------------------------------------------------------
@MSGID:
<1dee220b-8742-4c54-81cc-fa1a4eea59e6n@googlegroups.com> e951e24d
@REPLY: <8734z3auj4.fsf@localhost> 4af9d243
@REPLYADDR MitchAlsup <MitchAlsup@aol.com>
@REPLYTO 2:5075/128 MitchAlsup
@CHRS: CP866 2
@RFC: 1 0
@RFC-References:
<57c5e077-ac71-486c-8afa-edd6802cf6b1n@googlegroups.com> <2023Sep23.123024@mips.complang.tuwien.ac.at> 2@gal.iecc.com>
<09798d75-4962-47b8-8816-d554d201a522n@googlegroups.com> 1@gal.iecc.com> 1@newsreader4.netcologne.de>
<e2196cd2-5268-4b04-b7ad-19b5b2a4cb8fn@googlegroups.com> <8734z3auj4.fsf@localhost>
@RFC-Message-ID:
<1dee220b-8742-4c54-81cc-fa1a4eea59e6n@googlegroups.com>
@TZUTC: -0700
@PID: G2/1.0
@TID: FIDOGATE-5.12-ge4e8b94
On Sunday, September 24, 2023 at 8:52:57 PM UTC-5, Lynn Wheeler wrote:
> Michael S <
already...@yahoo.com> writes:
> > IIRC, z10 was IBM`s last "native CISC" design in zArch series.
> > Starting from z196 they crack load-op into 2 or more uOus, just
> > like majority of x86 cores does.
> > It`s hard to be sure, because terminology use by IBM is so unique.
<
> they other thing part of z10->z196 was claim that at least half of the
> per processor thruoughput increase was introduction of out-of-order
> execution, branch prediction, etc ... i also assumed it implied
> moving to micro-ops ...
<
Plus they have a 15+ cycle retire pipeline.....
>
> --
> virtualization experience starting Jan1968, online at home since Mar1970
--- G2/1.0
* Origin: usenet.network (2:5075/128)
SEEN-BY: 5001/100 5005/49 5015/255 5019/40 5020/715
848 1042 4441 12000
SEEN-BY: 5030/49 1081 5058/104 5075/128
@PATH: 5075/128 5020/1042 4441